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I. INTRODUCTION
Radio Frequency (RF) transmitters and receivers are used in many applications such as Global Positioning System (GPS), Wireless Fidelity (Wi-Fi), Bluetooth, RF Identification (RFID) systems etc. The performance of RF transmitters and receivers controls the efficiency of these portable systems. Low noise amplifier (LNA) is the most effective part in an RF receiver.
LNA design depends on the balancing of low power, high gain and low noise figure (NF). Various techniques have been applied to achieve the low power with high gain and low NF. Inductive LNA is suitable for ultra wideband application. It has two topologies: Common-Gate LNA (CGLNA) and Common-Source LNA (CSLNA) [1] - [3] . But the use of passive inductors in these designs result greater area and cost. In [4] CGLNA current-reuse technique is adopted to improve the transconductance at the expense of greater cost as it uses passive inductors.
Another technique of inductor-less LNA is used to reduce the chip size and overall cost. Noise cancelling technique is used to get lower NF. But this technique is not effective at high frequency as in [5] , [6] . Noise cancelling techniques are used in [7] , [8] but the disadvantage is the low voltage gain. In [9] , inductor-less LNA is used to reduce the chip size. But the disadvantage of this design is the high power consumption. Inductor less LNA with CGLNA is also used in [10] . However, it consumes high power.
To avoid using passive inductors and implementation of active inductors for achieving high gain as well as reduced NF, a different approach of LNA is proposed in this paper.
II. CONVENTIONAL LNA
LNA is the backbone of radio receivers and it is the first stage in RF receivers. LNA should match with the antenna's characteristic such as input impedance. Fig. 1 shows few conventional LNA for input impedance matching. In Fig.  1(a) , CGLNA with inductor and resistor is used at the input to get the desired frequency and input matching instantaneously. This is suitable in a narrowband as the design has a problem with NF in wideband LNA. Fig. 1(b) shows Resistive Feedback LNA with noise cancelling technique. However, this design has limitation at high frequency due to parasitic capacitor and high power consumption. The input impedance matching is easy to obtain in CGLNA shown in Fig. 2(c) . However, the voltage gain is relatively low. The CSLNA with inductor at the source is used to compensate for the parasitic capacitor at resonance frequency as shown in Fig. 2(d) . Active inductors have high flexibility for input impedance matching without any magnetic effects [9] .
III. METHODOLOGY
In conventional CGLNA, inductor and resistor are used but in the proposed design register is eliminated. The design does not utilize the conventional resistive feedback technique as it suffers from parasitic capacitance and high power consumption at high frequency. The proposed LNA is composed of three stages as shown in Fig. 2 . The details of the stages are explained in details below. 
A. Common gate amplifier
Common gate amplifier is used as it is easy to obtain input impedance matching. The input impedance (Z in ) depends only on the transconductance (g m ) of CMOS transistor as shown in (1)
B. Active inductor
Active inductor is a combination of CMOS transistors which perform the same function as passive inductors. Fig. 3 shows the active inductor and its equivalent circuit.
(a) (b) Fig. 3 . Active inductor circuit and its equivalent circuit [10] .
In Fig. 3(a) , the quality factor (Q), inductance (L) and frequency (f) is calculated from (2) , (3) and (4), where C is the capacitance, R is the resistance and g m is the transconductance. The Q is high enough as it mainly depends on R f : ( ) To improve the active inductor in Fig. 3 , double feedback with second order is used. Fig. 4 presents the active inductor after improvement. 
C. Common drain (buffer)
Common drain is usually used as a final stage in every LNA because it has very small output impedance. So, it results good output impedance matching.
The proposed LNA is designed in CEDEC 0.18µm CMOS process. All stages are connected together and the complete LNA circuit is shown in Fig. 5 . Minimum numbers of transistors with small widths are used to obtain low power consumption and reduce parasitic affect. The length of the transistors is 0.18µm for all transistors. The widths are shown in Table I . 
IV. DISCUSSION AND RESULTS
The proposed active inductor LNA is designed and simulated in CEDEC 0.18-µm CMOS process. Appropriate bandwidth is selected to get high voltage gain. The biasing voltage V1 =1.1V, V2=0.6V,V3=0.6V and Vgg=0.7V. Fig.  6 shows the simulation results of output voltage (dB) against frequency. The centre frequency is 2.45 GHz and the bandwidth extends up to 1GHz. The transient output voltage of the proposed LNA is shown Fig. 7 . Table II shows the comparison and specification of the proposed LNA with other reported work. The problem of the large area of Inductive LNAs is clearly evident in [1] - [4] . While the inductor-less LNA is one of the good ways to reduce the chip size and overall cost. However, they may cause loss in voltage gain as seen in [7] , [8] . Moreover, inductor-less LNA is not effective at high frequency as in seen [5] , [6] from the table. As shown in Table II , by employing the proposed active inductor based LNA achieves a voltage gain of 20dB at 2.45 GHz frequency, which is comparably higher than other works. Compared to other mentioned research works, NF of 3.1dB and power consumption of 0.3mW in such a high frequency are also major achievements. Therefore, output signal-to-noise ratio has improved data rate speed with little expense of power. The chip area is only 0.003mm 2 and it is due to adopting small size of transistors as well as avoidance of passive components. The proposed active inductor LNA layout is designed in CEDEC 0.18-µm CMOS process. The layout is shown in Fig. 8 . V. CONCLUSIONS LNA for 2.45GHz of RF receiver is developed by using an active inductor. Designed in 0.18-µm CMOS process, the design achieves a voltage gain of 20dB, a minimum NF of 3.1 dB with low power consumption and good input and output impedance matching. The chip area is only 0.003 mm 2 which would also reduce the implementation cost. The proposed LNA is suitable to be implemented in portable wireless communication devices.
